

OPTIMUM DESIGN OF FREQUENCY SELECTIVE AMPLIFIER INTENDED FOR CHOPPER STABILIZED APPLICATIONS

Andrei DANCHIV, Mircea BODEA, Claudius DAN

“POLITEHNICA” University of Bucharest, Electronics, Telecomm. and IT Dept.,
str. Iuliu Maniu nr. 1-3, 061071 Bucharest, Romania
E-mail: andrei.danchiv@mESsnet.pub.ro

Abstract: This paper presents a systematic manual design flow and performance analysis for a frequency selective amplifier (FSA) intended for chopper stabilization applications. The selective amplifier emulates a current driven RLC parallel resonator, implemented using $g_m C$ stages. The FSA was implemented in a standard 0.6 μm process and its performances are checked by SPICE simulation.

Keywords: frequency selective amplifier, chopper stabilization, transconductance stage.

1. INTRODUCTION

This paper analyses a frequency selective amplifier (FSA) optimized for chopper stabilized amplifiers. Due to the MOS transistors noise and poor matching (Drennan, 2003) precision CMOS amplifiers usually implement offset and noise reduction techniques, as chopper stabilization and autozero (Enz, 1997).

Chopper stabilization requires both signal amplification and filtering, and the FSA use, which combines these two functions, is an efficient solution. One FSA's possible implementation is based on active $g_m C$ filter. This technique is largely used in present day IC design as it offers simple filtering and gain capabilities for a moderate frequency range at reasonable area consumption.

2. CHOPPER STABILISATION TECHNIQUE

This paper focuses on the FSA optimum design. The following chopper stabilization technique short description underlines the special FSA design requirements for chopper applications. (Enz, 1997)

Chopper stabilization uses modulation to separate the signal from the amplifier's offset and low frequency noise. The signal is transferred from its base band to the modulation frequency before the amplifier's noise and offset are summed. A FSA is then used to amplify the signal and reject the offset and low frequency noise. The signal is demodulated and brought back to its base band. The FSA gain should be large enough to reduce the second stage noise and offset contribution.

3. FSA BASIC SCHEMATIC

The FSA presented in this paper (see Fig. 1) is basically a parallel RLC resonator driven by a $g_m C$ stage.




Fig. 1. FSA simplified schematic.

The $g_m C$ stages are also used to implement the resistor and inductor – see Fig. 2.a and b.




Fig. 2. (a) resistor, and (b) inductor implementation.

$$R_{eq} = 1/g_{mS4}, \quad L_{eq} = C/g_{mS2}g_{mS3} \quad (1)$$

By replacing in Fig. 1 the resistor and inductor with their $g_m C$ equivalents results the FSA functional blocks schematic (see Fig. 3)




Fig. 3 FSA functional blocks schematic.

4. FSA TRANSFER FUNCTION

From FSA's small signal equivalent circuit (Fig. 4),




Fig. 4 FSA small signal equivalent circuit the FSA "ideal" transfer function results¹:

$$H_i(j\omega) = \frac{V_o}{V_i} = \frac{j\omega g_{mS1} / C}{(j\omega)^2 + j\omega g_{mS4} / C + g_{mS2} g_{mS3} / C^2} \quad (2)$$

We need a narrow bandwidth. To this end, we impose a double pole transfer function. The condition is

$$\Delta = g_{mS4}^2 C^2 - 4g_{mS2} g_{mS3} C^2 = 0, \quad g_{mS4}^2 = 4g_{mS2} g_{mS3} \quad (3)$$

and the double root is given by

$$\omega_0 = g_{mS4} / 2C \quad (4)$$

The ideal transfer function is:

$$H_i(j\omega) = \frac{g_{mS1}}{g_{mS4}} \frac{2j\omega / \omega_0}{(1 + j\omega / \omega_0)^2}; \quad (5)$$

Fig. 5 shows the "ideal" transfer function Bode plots.




Fig. 5 FSA "ideal" transfer function.

These results support the *RLC* model (see Section 3). The total gain is determined by G_{m1} and R (implemented by G_{m4}). The peak gain magnitude is:

$$H_i(\omega_0) = g_{mS1} / g_{mS4} \quad (6)$$

5. PARASITIC RESISTANCES INFLUENCE

To accurately model the low frequency stage behavior, we must take into account the parasitic resistance effects. The output node is a low impedance node. The only high impedance node is V_1 and we will consider only its parasitic resistance, R_p . The new "real" transfer function results:

$$\frac{H(j\omega)}{H_i(\omega_0)} = \frac{2\omega_0(\omega_z + j\omega)}{(j\omega)^2 + j\omega(\omega_z + 2\omega_0) + 2\omega_0(\omega_z + 2\omega_0)} \quad (7)$$

where

$$\omega_z = 1 / CR_p; \quad (8)$$

¹ G_{m1} is the stage name and g_{mSi} is its transconductance.




Fig. 6 FSA "real" transfer function

Fig. 6 shows the "real" transfer function Bode plots.

The transfer function's (7) zero is no longer in origin but in ω_z . If $1/R_p$ is small enough, i.e. $\omega_z \ll \omega_0$ the natural frequency value is practically unchanged and the transfer function $H(j\omega)$ can be approximated by

$$\left. \frac{H(j\omega)}{H_i(\omega_0)} \right|_{\omega_z \ll \omega_0} \approx \frac{2\omega_z}{\omega_0} \frac{(1 + j\omega / \omega_z)}{(1 + j\omega / \omega_0)^2} \quad (9)$$

The peak gain magnitude is also unaffected by R_p ,

$$H(\omega_0) \Big|_{\omega_z \ll \omega_0} \approx H_i(\omega_0) \quad (10)$$

6. TRANSCONDUCTANCE STAGES

The peak gain magnitude is given by two stages g_m ratio – equation (6). To get a large g_m ratio, we shall use two different g_m stage topologies: the standard differential pair and a linearized g_m stage.

6.1 Standard Differential Pair

The standard differential pair transconductance stage and its small signal low frequency equivalent circuit are presented in Fig. 7.a, and Fig. 7.b. (Gray, 2001).

Applying a $2V_d = V_{inp} - V_{inm}$ differential signal and considering the load resistance, R_L , much smaller than the MN1, MN2 output resistance, r_o , and the bias current sources output resistance, R_b , the output current is $I_o = g_{m1} V_d$. The stage transconductance results

$$g_{mS} = \frac{I_o}{2V_d} = \frac{g_{m1}}{2} = \mu C_{OX} (W/L)_1 V_{ov} \quad (11)$$




Fig. 7 Standard differential pair.




Fig. 8 Linearized g_m stage
(a) principle and (b) implementation

6.2 Linearized Transconductance Stage

Fig. 8.a presents the linearized g_m stage basic schematic. (Krummenacher, 1988) The two differential transistors are identical and biased at the same current I_b , so they work at the same V_{gs} . The differential voltage, $2V_d = V_{inp} - V_{inm}$, appears on R resistor resulting in a $I_r = 2V_d/R$ current. This stage is biased from current sources, with a constant I_b current, so I_r must be equal to the output current. The resulting g_m is

$$g_m = I_o / 2V_d = I_r / 2V_d = 1/R \quad (12)$$

We must note that this model is accurate only for small I_d currents. MN1 and MN2 currents are $I_b + I_r$ and $I_b - I_r$, respectively. So, for large I_r , the two differential transistors work at different drain current and the assumption $V_{gs1} = V_{gs2}$ is not verified. A linearized g_m stage implementation that uses MOS transistors instead of resistors (see Fig. 8.b) is described by:

$$V_{gs3} = V_T + V_{ov} + 2V_d; V_{gs4} = V_T + V_{ov} \quad (13)$$

$$V_{ds3} = V_{ds4} = 2V_d \quad (14)$$




Fig. 9 FSA complete schematic

The MN3 and MN4 transistors are biased in the linear region and their drain currents are

$$I_{D3} = K_3 [(V_{ov} + 2V_d)2V_d - 2V_d^2] \quad (15)$$

$$I_{D4} = K_4 [2V_{ov}V_d - 2V_d^2] \quad (16)$$

where we considered the two transistors identical, with $K_{3,4} = \mu_n C_{OX} (W/L)_{3,4}$. The total current is

$$I_o = I_{D3} + I_{D4} = 4K_3 V_{ov} V_d \quad (17)$$

The stage transconductance is in this case

$$g_m = \frac{I_o}{2V_d} = 2\mu C_{OX} (W/L)_3 V_{ov} \quad (18)$$

For the standard differential pair, g_m is controlled by the differential pair transistor geometry [see (11)] while for the linearized transconductance stage, g_m is controlled by MN3, MN4 geometry.

We note that, for MP3 and MP4, we cannot discern between source and drain. If the input signal polarity changes, the source and drain change places. This is why we cannot connect MP3 and MP4 bulk to the source so we connect it to the highest potential, V_{dda} .

This leads to a threshold voltage increase base on the “bulk effect” (Razavi, 2001; Gray, 2001). In determining the stage transconductance, we assumed all p channel transistors have the same threshold voltage (see Fig. 8.b). If MP3 and MP4 have higher V_T they will not work at the same overdrive as the differential pair and equation (18) will no longer be accurate. It is even possible that MP3 and MP4 remain in the “off” region if the V_T is high.

This is why we shall also connect the MP1 and MP2 bulk to V_{dda} . This way, MP1, MP2, MP3 and MP4 have the same bulk–source voltage and, consequently, the same V_T .

7. FSA DESIGN

Fig. 9 presents the FSA schematic. (Enz, 1997) The input stage, G_{m1} , uses a standard differential pair, but the other stages use the linearized topology, to get a high g_{mS1}/g_{mS4} ratio. We use cascode current mirrors as they provide high output impedance.

We underline the difference between g_{mS1-4} that are the G_{m1-4} stages transconductances and g_{m1-4} that are the MP1–MP4 transistors transconductances.

Also, we underline that MP9–MP14 transistors have the bulk connected to V_{dda} as their source and drain are not predetermined. MP3–MP8 also have their bulk connected to V_{dda} in order to have the same “bulk effect” and thus the same threshold voltage as MP9–MP14 (see Section 6.2)

7.1 FSA peak gain

The FSA peak gain is given by (6) see Section 4. The G_{m1} stage is a standard differential pair with

$$g_{mS1} = \frac{g_{m1}}{2} = \frac{1}{2} \sqrt{2\mu_p C_{OX} (W/L)_1 I_{D1}} \quad (19)$$

G_{m4} is a linearized g_m stage, with g_{mS4} given by (18). We express V_{ov4} as a function of I_{D4} , and get

$$g_{mS4} = \sqrt{2\mu_p C_{OX} \frac{(W/L)_9^2}{(W/L)_4} I_{D4}} \quad (20)$$

The FSA peak gain results

$$H(\omega_0) = \frac{g_{mS1}}{g_{mS4}} = \sqrt{\frac{(W/L)_1 (W/L)_4}{(W/L)_9^2}} \sqrt{\frac{I_{D1}}{I_{D4}}} \quad (21)$$

We choose the same (W/L) ratio for all differential pairs (simple and linearized), so we have

$$(W/L)_1 = (W/L)_4 \quad (22)$$

The peak gain results

$$H(\omega_0) = \frac{(W/L)_1}{(W/L)_9} \sqrt{\frac{I_{D1}}{I_{D4}}} \quad (23)$$

We choose the bias currents $I_{D1}=9 \mu\text{A}$ and $I_{D4}=1 \mu\text{A}$. For all differential pairs we use $L=10 \mu\text{m}$, $W=20 \mu\text{m}$ and $m=4$. For MP9 and MP10, we choose $L_9=20 \mu\text{m}$ and $W_9=1 \mu\text{m}$. We get $H(\omega_0) = 240$.

To have a double pole at ω_0 frequency, we must fulfill equation (3). We choose

$$g_{mS2} = g_{mS3} = g_{mS4} / 2 \quad (24)$$

This leads to $L_{11}=L_{13}=10 \mu\text{m}$, $W_{11}=W_{13}=1 \mu\text{m}$.

7.2 FSA offset estimation

As a first order approximation, we consider that the FSA input offset voltage is only given by the differential pair transistors threshold voltages, V_T , mismatch. The threshold voltage variation is described by the Gaussian distribution with the dispersion:

$$\sigma(\Delta V_T) = \frac{AVT0}{\sqrt{WL}} \quad (25)$$

where AVT0 is a process parameter. We consider

$$V_{OS} = \Delta V_{Tmax} = 3\sigma(\Delta V_T) \quad (26)$$

With the chosen transistor size, V_{OS} value results of about 2 mV.

7.3 FSA resonance frequency

The FSA double pole frequency, $\omega_0 = g_{mS4}/2C$, was determined in Section 4. We are interested in the capacitance needed to get the desired frequency:

$$C = \frac{g_{mS4}}{\omega_0} = \frac{g_{mS4}}{2\pi f_0} \quad (27)$$

The G_{m4} stage transconductance is given by (20) and, using the transistor geometry determined in Section 7.1, and $\mu_p C_{OX}=30 \mu\text{A/V}$, we get

$$g_{mS4} = \sqrt{2 \times 30 \times \frac{0.1^2}{8}} \times 1 = 0.272 \mu\text{A/V} \quad (28)$$

We choose $f_0=10 \text{ kHz}$ ($\omega_0=62.8 \text{ kHz}$). This leads to

$$C = \frac{0.272 \times 10^{-6}}{62.8 \times 10^3} = 4.33 \text{ pF} \quad (29)$$

Using $C_{OX}=2 \text{ fF}/\mu\text{m}^2$, the estimated capacitor area is

$$WL = \frac{C}{C_{OX}} = \frac{4.33 \text{ pF}}{2 \text{ fF}/\mu\text{m}^2} = 2165 \mu\text{m}^2 \quad (30)$$

This capacitor model does not take into consideration important effects, as the overlap capacitance. Also, we did not take into account the differential pairs capacitance that is also important because of the differential pair large area. This is why this area is fit only as a first estimation and must be adjusted by SPICE analysis.

7.4 Current Mirror Design

The current mirror transistors, MP19–MP24 and MN26–MN29 provide the FSA bias current. From matching reasons, each of this transistors should be implemented using the same elementary transistor and with a multiplicity according to the desired current. In this paper we used a $L_p=3 \mu\text{m}$, $W_p=10 \mu\text{m}$ and $L_n=3 \mu\text{m}$, $W_n=5 \mu\text{m}$ for all p respectively n channel current mirror transistors.

The current mirror cascode transistors, MP19C–MP24C and MN26C–MN29C are implemented in the same manner.

The differential pairs should be biased symmetrically, so we have

$$m_{20} = m_{21}, \quad m_{22} = m_{23}, \quad m_{24} = m_{25} \quad (31)$$

$$m_{26} = m_{27}, \quad m_{28} = m_{29}$$

MN6 and MN7 take all the G_{m1} , G_{m3} , G_{m4} stages bias current, provided by MP19–MP23 (see Fig. 9). MN28 and MN29 take the bias current from G_{m4} stage, provided by MP24 and MP25. This leads to the following multiplicity relationships

$$m_{26} = (m_{19}/2) + m_{20} + m_{22} \quad (32)$$

$$m_{28} = m_{24}$$

8. FSA SPICE ANALYSIS

8.1 Transfer Function

The SPICE simulated (Tsvividis, 1999) FSA transfer function is presented in Fig. 10. The resulted peak gain magnitude of 256 compares well to the manually estimated value of 240.

We used the estimated capacitor area [see equation (30)] as a first iteration and the resulted resonance frequency was 6.9 kHz. We adjusted the capacitor area to $1296 \mu\text{m}^2$, to get the desired resonance frequency of about 10 kHz.

The finite zero frequency ($\omega_z=4.59$ Hz) introduced by the parasitic resistor is clearly visible in Fig. 10. We note that the $\omega_z \ll \omega_0$ condition is fulfilled.




Fig. 10 SPICE simulated a) module and b) phase FSA transfer function

We can use ω_z to estimate the parasitic resistances introduces by the current mirrors. From (8) we have

$$R_p = \frac{1}{C\omega_z} = \frac{1}{4.33 \times 10^{-12} \times 4.59} \cong 8 \text{ G}\Omega \quad (33)$$

8.2 FSA Gain Analysis

The FSA gain (see Section 7.1) is given by

$$H(\omega_0) = \frac{(W/L)_1}{(W/L)_9} \sqrt{\frac{I_{D1}}{I_{D4}}} \quad (34)$$

As we can see, $H(\omega_0)$ is determined by four parameters: $(W/L)_1$, $(W/L)_9$, I_{D1} and I_{D4} . In this section we analyze the accuracy of this manual model in rapport to each parameter variation.

First we consider the $H(\omega_0)$ versus $(W/L)_1$ dependency. The manual estimated and SPICE simulated $H(\omega_0)$ values are presented in Fig. 11 showing a good agreement (relative error less than 15%) for $(W/L)_1$ values up to 15. All other parameters were kept constant: $(W/L)_9=0.1$, $I_{D1}=9 \mu\text{A}$ and $I_{D4}=1 \mu\text{A}$.




Fig. 11 $H(\omega_0)$ - $(W/L)_1$ dependence

For larger $(W/L)_1$ values the differential pair overdrive is very small and the strong inversion model used in our manual analysis is no longer accurate.

We shall now analyze the $H(\omega_0)$ versus $(W/L)_9$, dependency (see Fig. 12). We kept $W_9=1 \mu\text{m}$ and change the L_9 value in the $2 \dots 20 \mu\text{m}$ range. This resulted in a 0.5 to 0.05 $(W/L)_9$ ratio variation. The other parameters were constant: $(W/L)_1=8$, $I_{D1}=9 \mu\text{A}$ and $I_{D4}=1 \mu\text{A}$.




Fig. 12 $H(\omega_0)$ - $(W/L)_9$ dependence.

The manual analysis offered good results for the entire analyzed domain.

The $H(\omega_0)$ versus I_{D1} is presented in Fig. 13 where we used the following transistors' size and current: $(W/L)_1=8$, $(W/L)_9=0.1$ and $I_{D4}=1 \mu\text{A}$.




Fig. 13 $H(\omega_0)$ - I_{D1} dependence

The model is accurate at low currents. For larger currents values (in this case I_{D1} larger than $20 \mu\text{A}$) SPICE simulation predicts a $H(\omega_0)$ saturation effect not predicted by the manual model.

The $H(\omega_0)$ versus I_{D4} is presented in Fig. 14 where we used the following transistors' size and current: $(W/L)_1=8$, $(W/L)_9=0.1$ and $I_{D1}=9 \mu\text{A}$.




Fig. 14 $H(\omega_0)$ - I_{D4} dependence

An important observation is that the FSA peak gain magnitude, $H(\omega_0)$, only depends on transistor geometry ratio and on bias currents ratio – it is independent of process parameters like μC_{OX} or transistors output resistance.

This fact explains the $H(\omega_0)$ manual evaluation accuracy. Indeed, SPICE simulation results differs no more than $\pm 20\%$ from manual estimation results for a wide parameter range.

8.3 FSA Noise Analysis

Noise simulation results (both input and output referred noise) are presented in Fig. 15. (Liu, 2001; Tsividis, 1999)




Fig. 15 Input and output equivalent noise

The input referred noise is obtained by dividing the output noise to $H(\omega)$ (see Fig. 10.a). This explains why the input referred noise is larger than the output noise at low frequency, (where $H(\omega) < 1$) and becomes smaller at 64 Hz, where $H(\omega) = 1$.

The output equivalent noise has a local maximum at the resonance frequency. This is normal because, at this frequency, the input transistor noise is transferred to the output multiplied by the peak gain, $H(\omega_0)$. We are mainly interested in the input equivalent noise value around the resonance frequency, as this noise is directly superposed over the signal. In our application, the input equivalent noise voltage at the resonance frequency is $0.14 \mu\text{V}/\sqrt{\text{Hz}}$.

It is important to remember that the relatively high noise value from low frequency, compared to the resonance frequency noise value, has little importance in chopper stabilization technique, as the output signal is demodulated (so the noise low frequency noise is brought to a high band) and then filtered.

9. CONCLUSIONS

In this paper, we present the main design issues and an extended performance analysis for a frequency selective amplifier (FSA) intended for chopper stabilization applications.

The FSA designed in this paper is based on an equivalent RLC parallel resonator, implemented using $g_m C$ stages. We provide a simple manual model for the FSA frequency behavior – the FSA transfer function has a double pole at a design controlled frequency and a low frequency zero, that depends on the parasitic resistances. The peak gain value is determined by two transconductance stages g_m ratio.

In this paper, we used two different transconductance stage topologies: the simple differential pair and the linearized transconductance stage; in order to get a high g_m ratio. Models suitable for manual analysis were presented for both topologies.

We highlighted the main concerns in FSA design: peak gain magnitude estimation, offset estimation, resonance frequency control and current mirrors design.

The manual estimation model results were backed up by SPICE simulation. We analyzed the peak gain variation – manual model versus spice simulation – and the results were in good agreement over a wide design parameters range.

The amplifier designed in this paper has a resonance frequency of about 10 kHz with 256 peak gain. The estimated input equivalent offset voltage is 2 mV.

REFERENCES

- Drennan, P.G. and C.C. McAndrew (2003). Understanding MOSFET Mismatch for Analog Design. *IEEE J. Solid State Circuits*, 38, pp. 450-456.
- Enz, C.C. and G.C. Temes (1996). Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization. *Proceedings of the IEEE*, 84, pp. 1584-1614.
- P. Gray, P. Hurst, S. Lewis, R. Meyer, “*Analysis and Design of Analog Integrated Circuits*”, 4th Ed., McGrawHill, 2001
- Krummenacher F. and Joehl N. (1988). A 4-MHz CMOS Continuous Time Filter with On-Chip Automatic Tuning, *IEEE J. Solid State Circuits*, Vol. 23, No. 3, pp. 750-758.
- Razavi B. (2001), *Design of Analog CMOS Integrated Circuits*, McGraw-Hill, New York, 2001.
- Tsividis Y. (1999) *Operation and Modeling of the MOS Transistor*, 2nd ed., Boston, McGrawHill
- Liu, W. (2001) *MOSFET Models for SPICE Simulation including BSIM3v3 and BSIM4*, John Wiley & Sons, New York.